

General Description

The MAX9140/MAX9141 are single and the MAX9142/ MAX9144 are dual/quad high-speed comparators optimized for systems powered from a 3V or 5V supply. The MAX9141 features latch enable and device shutdown. These devices combine high speed, low power, and rail-to-rail inputs. Propagation delay is 40ns, while supply current is only 150µA per comparator.

The input common-mode range of the MAX9140/ MAX9141/MAX9142/MAX9144 extends beyond both power-supply rails. The outputs pull to within 0.3V of either supply rail without external pullup circuitry, making these devices ideal for interface with both CMOS and TTL logic. All input and output pins can tolerate a continuous short-circuit fault condition to either rail. Internal hysteresis ensures clean output switching, even with slow-moving input signals.

The MAX9140/MAX9141/MAX9142/MAX9144 are higher-speed, lower-power, and lower-cost upgrades to industry-standard comparators MAX941/MAX942/ MAX944.

The MAX9140 are offered in tiny 5-pin SC70 and SOT23 packages. The MAX9141 and MAX9142 are available in 8-pin SOT23 and SO packages, while the MAX9144 is available in both 14-pin SO and TSSOP packages.

Applications

Line Receivers

Battery-Powered Systems

Threshold Detectors/Discriminators

3V/5V Systems

Zero-Crossing Detectors

Sampling Circuits

Features

- ♦ Fast, 40ns Propagation Delay (10mV Overdrive)
- **♦ Low Power**

150µA Supply Current Per Comparator (3V)


- ♦ Optimized for 3V and 5V Applications
- ♦ Rail-to-Rail Input Voltage Range
- ♦ Low, 500µV Offset Voltage
- ♦ Internal Hysteresis for Clean Switching
- ♦ Outputs Swing 300mV of Power Rails
- ♦ CMOS/TTL-Compatible Outputs
- ♦ Output Latch (MAX9141 Only)
- ♦ Shutdown Function (MAX9141 Only)
- Available in SC70 and SOT23 Packages

Ordering Information

PART*	PIN- PACKAGE	TOP MARK	PKG CODE	
MAX9140AAUK+T	5 SOT23-5	+AFEJ	U5+1	
MAX9140AAXK+T	5 SC70-5	+ASW	X5+1	
MAX9140EXK-T	5 SC70-5	ACC	X5-1	
MAX9140EUK-T	5 SOT23-5	ADQP	U5-1	
MAX9141 EKA-T	8 SOT23-8	AAFD	K8-5	
MAX9141ESA	8 SO	_	S8-2	
MAX9142EKA-T	8 SOT23-8	AAFE	K8-5	
MAX9142ESA	8 SO	_	S8-2	
MAX9144EUD	14 TSSOP	_	U14-1	
MAX9144ESD	14 SO	_	S14-1	

Note: All E-grade devices are specified over the -40°C to +85°C operating temperature range. All A-grade devices are specified over the -40°C to +125°C operating temperature range.

Pin Configurations



NIXIN

Maxim Integrated Products 1

⁺Denotes a lead-free package.

ABSOLUTE MAXIMUM RATINGS

7.2002012 iii) (2.111.010
Power-Supply Ranges
Supply Voltage (VCC to GND)+6V
Differential Input Voltage0.3V to (V _{CC} + 0.3V)
Common-Mode Input Voltage to GND0.3V to (VCC + 0.3V)
LE Input Voltage (MAX9141 only)0.3V to (V _{CC} + 0.3V)
SHDN Input Voltage (MAX9141 only)0.3V to (V _{CC} + 0.3V)
Current into Input Pins±20mA
Input/Output Short-Circuit Duration to
V _{CC} or GNDContinuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)
5-Pin SC70 (derate 3.1mW/°C above +70°C)247mW

5-Pin SOT23 (derate 7.1mW/°C above +70°C)	571mW
8-Pin SOT23 (derate 9.1mW/°C above +70°C)	727mW
8-Pin SO (derate 5.9mW/°C above +70°C)	470.6mW
14-Pin TSSOP (derate 9.1mW/°C above +70°C)	727mW
14-Pin SO (derate 8.33mW/°C above +70°C)	666.7mW
Operating Temperature Range	
E grade40°	C to +85°C
A grade40°C	to +125°C
Storage Temperature Range65°C	
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(V_{CC} = 5V, V_{CM} = 0, \overline{SHDN} = \overline{LE} = V_{CC}$ (MAX9141 only), $C_L = 15pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Supply Voltage	Vcc	(Note 2)		2.7		5.5	V
Input Voltage Range	VCMR	(Note 3)		-0.2		V _{CC} + 0.2	V
			T _A = +25°C		0.5	2.0	
Input Offset Voltage	Vos	(Note 4)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			4.5	mV
			MAX9140AA			6.0	1
Input Hysteresis	V _{HYST}	(Note 5)			1.5		mV
Input Bigg Current	le le	(Note 6)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		90	320	nA
Input Bias Current	lΒ	(Note 6)	MAX9140AA			350	
Input Offset Current	los	$T_A = -40$ °C to $+85$ °C			8	120	nA
input Onset Current		MAX9140AA				140	IIA
Common Made Dejection Detic	CMRR	V _{CC} = 5.5V (Note 7)	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		80	800	μV/V
Common-Mode Rejection Ratio			MAX9140AA			850	
Power-Supply Rejection Ratio	PSRR	2.7V ≤ V _{CC} ≤ 5.5V	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		80	750	μV/V
			MAX9140AA			800	
Output High Voltage	Voh	ISOURCE = 4mA	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	V _{CC} - 0.425	V _{CC} - 0.3		V
			MAX9140AA	V _{CC} - 0.47			
Output Low Voltage	V _{OL}	1 - 4 A	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		0.3	0.425	V
		ISINK = 4mA	MAX9140AA			0.45	
Output Leakage Current	ILEAK	SHDN = GND, MAX9141 only (Note 8)			0.04	1	μΑ

ELECTRICAL CHARACTERISTICS (continued)


($V_{CC} = 5V$, $V_{CM} = 0$, $\overline{SHDN} = \overline{LE} = V_{CC}$ (MAX9141 only), $C_L = 15pF$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
			MAX9141		165	275	
	lcc	V _{CM} = V _{CC} = 3V	MAX9140, $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		150	250	μΑ
			MAX9140AA			360	
			MAX9142/MAX9144		150	250	
Supply Current (Per Comparator)		V _{CM} = V _{CC} = 5V	MAX9141		200	320	
Supply Current (Fer Comparator)			MAX9140, $T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		165	300	
			MAX9140AA			400	
			MAX9142/MAX9144		165	300	
		MAX9141 only, SHDN = GND; VCC = VCM = 3V			12	30	
Propagation Delay	t _{PD+} , t _{PD-}	V _{CC} = 3V, V _{OD} = 10mV			40		ns
Differential Propagation Delay	dt _{PD}	V _{OD} = 10mV (Note 9)			2		ns
Propagation Delay Skew		V _{OD} = 10mV (Note 10)			2		ns
Logic Input-Voltage High	V _{IH}	(Note 11)		(V _{CC} /2) +0.4	V _{CC} /2		V
Logic Input-Voltage Low	VIL	(Note 11)			V _{CC} /2	(V _{CC} /2) -0.4	V
Logic Input Current	I _{IL} , I _{IH}	V _{LOGIC} = 0 to V _{CC} (Note 11)			2	10	μΑ
Data-to-Latch Setup Time	ts	(Note 12)			16		ns
Latch-to-Data Hold Time	tH	(Note 12)			16		ns
Latch Pulse Width	t _{LPW}	(Note 12)			45		ns
Latch Propagation Delay	tLPD	(Note 12)			60		ns
Shutdown Enable Time		(Note 13)			1		μs
Shutdown Disable Time		(Note 13)			5		μs


- Note 1: All devices are 100% production tested at T_A = +25°C. Specifications over temperature are guaranteed by design.
- Note 2: Inferred from PSRR test.
- Note 3: Inferred from CMRR test. Note also that either or both inputs can be driven to the absolute maximum limit (0.3V beyond either supply rail) without damage or false output inversion.
- Note 4: Vos is defined as the center of the input-referred hysteresis zone. See Figure 1.
- Note 5: The input-referred trip points are the extremities of the differential input voltage required to make the comparator output change state. The difference between the upper and lower trip points is equal to the width of the input-referred hysteresis zone. See Figure 1.
- Note 6: The polarity of IB reverses direction as V_{CM} approaches either supply rail.
- Note 7: Specified over the full common-mode voltage range (V_{CMR}).
- Note 8: Specification is for current flowing into or out of the output pin for VOUT driven to any voltage from VCC to GND while the part is in shutdown.
- Note 9: Specified between any two channels in the MAX9142/MAX9144.
- Specified as the difference between tPD+ and tPD- for any one comparator.
- **Note 11:** Applies to the MAX9141 only for both SHDN and LE.
- Note 12: Applies to the MAX9141 only. Comparator is active with LE driven high and is latched with LE driven low (VoD = 10mV). See Figure 2.
- Applicable to the MAX9141 only. Comparator is active with the SHDN driven high and is shutdown with SHDN driven low. Shutdown enable time is the delay when the SHDN is driven high to the time the output is valid. Shutdown disable time is the delay when the SHDN is driven low to the time the comparator shuts down.


Typical Operating Characteristics


 $(V_{CC} = 3.0V, V_{CM} = 0, C_L = 15pF, V_{OD} = 10mV, T_A = +25^{\circ}C, unless otherwise noted.)$


















Typical Operating Characteristics (continued)


($V_{CC} = 3.0V$, $V_{CM} = 0$, $C_L = 15pF$, $V_{OD} = 10mV$, $T_A = +25^{\circ}C$, unless otherwise noted.)















Typical Operating Characteristics (continued)

($V_{CC} = 3.0V$, $V_{CM} = 0$, $C_L = 15pF$, $V_{OD} = 10mV$, $T_A = +25^{\circ}C$, unless otherwise noted.)



Pin Description

PIN		NAME	FUNCTION				
MAX9140	MAX9141	MAX9142	MAX9144	INAIVIE	FUNCTION		
_	_	1	1	OUTA	Comparator A Output		
_	_	2	2	INA-	Comparator A Inverting Input		
_	_	3	3	INA+	Comparator A Noninverting Input		
5	1	8	4	Vcc	Positive Supply		
_	_	5	5	INB+	Comparator B Noninverting Input		
_	_	6	6	INB-	Comparator B Inverting Input		
_	_	7	7	OUTB	Comparator B Output		
_	_	_	8	OUTC	Comparator C Output		
_	_	_	9	INC-	Comparator C Inverting Input		
_	_	_	10	INC+	Comparator C Noninverting Input		
2	4	4	11	GND	Ground		
_	_	_	12	IND+	Comparator D Noninverting Input		
_	_	_	13	IND-	Comparator D Inverting Input		
_	_	_	14	OUTD	Comparator D Output		
3	2	_	_	IN+	Noninverting Input		
4	3	_	_	IN-	Inverting Input		
_	6	_	_	SHDN	Shutdown: MAX9141 is active when SHDN is driven high; MAX9141 is in shutdown when SHDN is driven low.		
_	5	_	_	ĪĒ	The output is latched when $\overline{\text{LE}}$ is low. The latch is transparent when $\overline{\text{LE}}$ is high.		
1	7	_	_	OUT	Comparator Output		
_	8	_	_	N.C.	No Connection. Not internally connected.		

__ /VI/IXI/VI

Detailed Description

The MAX9140/MAX9141/MAX9142/MAX9144 single-supply comparators feature internal hysteresis, high speed, and low power. Their outputs are pulled to within 300mV of either supply rail without external pullup or pulldown circuitry. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment. The MAX9140/MAX9141/MAX9142/MAX9144 interface directly to CMOS and TTL logic.

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the MAX9140/MAX9141/MAX9142/MAX9144 have an internal hysteresis of 1.5mV.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage (Figure 1). The difference between the trip points is the hysteresis. The average of the trip points is the offset voltage. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Standard comparators require hysteresis to be added with external resistors. The MAX9140/MAX9141/MAX9142/MAX9144's fixed internal hysteresis eliminates these resistors. To increase hysteresis and noise margin even more, add positive feedback with two resistors as a voltage divider from the output to the noninverting input.

Figure 1 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.

The MAX9141 includes an internal latch that allows storage of comparison results. The \overline{LE} pin has a high input impedance. If \overline{LE} is high, the latch is transparent (i.e., the comparator operates as though the latch is not present). The comparator's output state is latched when \overline{LE} is pulled low (Figure 2).

Shutdown Mode (MAX9141 Only)

The MAX9141 shuts down when the $\overline{\text{SHDN}}$ pin is low. When shut down, the supply current drops to less than 12µA, and the three-state output becomes high impedance. The $\overline{\text{SHDN}}$ pin has a high-input impedance. Connect $\overline{\text{SHDN}}$ to VCC for normal operation. Exit shutdown with $\overline{\text{LE}}$ high (transparent state); otherwise, the output will be indeterminate.




Figure 1. Input and Output Waveform, Noninverting Input Varied

Input Stage Circuitry

The MAX9140/MAX9141/MAX9142/MAX9144 include internal protection circuitry that prevents damage to the precision input stage from large differential input voltages. This protection circuitry consists of two back-to-back diodes between IN+ and IN- as well as two series 4.1k Ω resistors (Figure 3). The diodes limit the differential voltage applied to the internal circuitry of the comparators to be no more than 2VF, where VF is the forward voltage drop of the diode (about 0.7V at +25°C).

For a large differential input voltage (exceeding 2V_F), this protection circuitry increases the input bias current at IN+ (source) and IN- (sink).

Input Current =
$$\frac{(IN+ - IN-) - 2V_F}{2 \times 4.1k\Omega}$$

Input current with large differential input voltages should not be confused with input bias current (IB). As long as the differential input voltage is less than 2VF, this input current is equal to IB. The output is in the correct logic state if one or both inputs are within the common-mode range.




Figure 2. MAX9141 Timing Diagram with Latch Operator

Output Stage Circuitry

The MAX9140/MAX9141/MAX9142/MAX9144 contain a current-driven output stage as shown in Figure 4. During an output transition, ISOURCE or ISINK is pushed or pulled to the output pin. The output source or sink current is high during the transition, creating a rapid slew rate. Once the output voltage reaches VOH or VOL, the source or sink current decreases to a small value, capable of maintaining the VOH or VOL static condition. This significant decrease in current conserves power after an output transition has occurred.

One consequence of a current-driven output stage is a linear dependence between the slew rate and the load capacitance. A heavy capacitive load will slow down a voltage output transition. This can be useful in noise-sensitive applications where fast edges may cause interference.

Applications Information

Circuit Layout and Bypassing

The high-gain bandwidth of the MAX9140/MAX9141/MAX9142/MAX9144 requires design precautions to realize the full high-speed capabilities of these comparators. The recommended precautions are:

- 1) Use a PCB with a good, unbroken, low-inductance ground plane.
- 2) Place a decoupling capacitor (a 0.1µF ceramic capacitor is a good choice) as close to V_{CC} as possible.




Figure 3. Input Stage Circuitry

- Pay close attention to the decoupling capacitor's bandwidth, keeping leads short.
- On the inputs and outputs, keep lead lengths short to avoid unwanted parasitic feedback around the comparators.
- Solder the device directly to the PCB instead of using a socket.




Figure 4. Output Stage Circuitry




Figure 6. Line Receiver Application




Figure 5. 3.3V Digitally Controlled Threshold Detector


_Chip Information


MAX9140 TRANSISTOR COUNT: 158 MAX9141 TRANSISTOR COUNT: 192 MAX9142 TRANSISTOR COUNT: 314 MAX9144 TRANSISTOR COUNT: 620

PROCESS: Bipolar

Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)






Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)





Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED	
0	6/01	Initial release	_	
1	1/07	Updated Absolute Maximum Ratings with ±20mA current into input pin.	2	
2	12/07	Added two new automotive grade products.	1, 2	

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.